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Abstract—A smart transformer (ST) can take over an impor-
tant managing role in the future electrical distribution grid system
and can provide many advanced grid services compared to the
traditional transformer. However, the risk is that the advanced
functionality is balanced out by a lower reliability. To address this
concern, this work conducts thermal stress analysis for a modular
multilevel converter (MMC), which is a promising solution for the
medium voltage stage of the ST. The focus is put on the mission
profiles of the transformer and the impact on the thermal stress of
power semiconductor devices. Normal operation at different power
levels and medium voltage grid faults in a feeder fed by a traditional
transformer are considered as well as the electrical and the thermal
stress of the disconnection and the reconnection procedures. For
the validation, the thermal stress of one MMC cell is reproduced
on a laboratory setup with high-speed temperature measurement.
It is concluded that the investigated conditions, including inrush
currents and power variations, do not cause a significant lifetime
reduction.
Index Terms—Power converter, power electronics, reliability,
smart transformer (ST).
I. INTRODUCTION
AGLOBAL trend goes to increased distributed power gen-eration, which is typically fed into the distribution grid at
medium voltage level. This changes the concept of large cen-
tralized power plants for which the actual electrical distribution
system is designed [1], [2]. On the one side, the variable power
generation is causing bidirectional power transfer in parts of
the grid, which challenges the controllability and the protection
systems, and on the other hand, in many countries the pro-
duction and the consumption of the power is geographically
dispersed. Here, the time varying renewable energy produc-
tion in combination with the long distances between generation
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and consumption challenges the grid management. The energy
managing capability of the grid with the present transformer is
limited and a smart transformer (ST), which is based on power
electronic converters with communication and intelligent grid
management capability, can provide additional services and im-
prove the controllability to meet the future challenges of the
distribution grid [3], [4].
The ST has been proposed for traction applications, where
its efficiency outperforms the traditional 16.7 Hz transformer,
but still it has not achieved market breakthrough [5]. In the
distribution grid instead, the advantage of additional services is
motivating the application of the ST. However, even if the power
electronics have become a consolidated technology, its reliabil-
ity is still considered to be lower than the traditional transformer,
which typically has a lifetime of 50 years. This makes the re-
liability an important research topic for designing reliability
competitive STs under the consideration of its stress in the grid.
In the existing literature, there is an analysis of the efficiency
of different modular ST topologies, which is dependent on the
number of power semiconductors and power/voltage levels [6],
but for the reliability of the ST, there is a lack of knowledge. A
study has investigated the ac side stability under dc-line faults
[7], but the thermal stress of the used power semiconductors
considering the mission profile has not been investigated.
The mission profile of the ST is characterized by partial load
operation, possible bidirectional power flow, which puts stress
on the antiparallel power semiconductors and the services pro-
vided to the grid [8]. In contrast to other applications, the ST
enables to partially shape its mission profile by providing ser-
vices to the grid, which are not mandatory to the current state,
but put loading on the devices [2]. The existing research for reli-
ability is mainly limited to the studies of component counts and
redundancy, whereas the actual operating status or mission pro-
files like the control behaviors or the grid conditions are often
neglected [9].
For the reliability analysis, a physics-of-failure approach is of
importance to apply, and it is possible to use mission profiles of
one transformer in the grid to simulate how the semiconductors
are stressed in the ST and thereby calculate the expected lifetime
[10]. However, the thermal cycling for the power electronics in
ST applications has not been investigated for an medium voltage
converter under different loading conditions and grid faults.
This work briefly reviews severe grid conditions and com-
ponents, which can fail in power electronic converters. Among
the most fragile components, there are the power semiconduc-
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tors, whose failure mechanisms are based on thermal cycling.
Applying the physics of failure approach, the thermal stress for
a medium voltage side modular multilevel converter (MMC)
[11] of a three-stage ST solution for the distribution grid sys-
tem is investigated. The main focus is put on the thermal stress
of the power semiconductor devices during normal operation
with bidirectional power flow. Furthermore, a grid fault in a
feeder connected to the distribution grid seen by a traditional
transformer is investigated. The results are validated by emu-
lating the loading of an MMC cell during the grid fault with
an H-bridge converter built of an open insulated-gate bipolar
transistor (IGBT) module.
First, the studied MMC-based ST architecture is introduced
in Section II, failures and possibly faulty components are
reviewed in Section III. The investigated grid and the mission
profiles for an ST in the distribution system are described
in Section IV, whereas the thermal and lifetime models are
described and evaluated in Section V. This is continued damage
accumulation for these profiles in Section VI and with its life-
time analysis in Section VII. Section VIII emulates the thermal
profile of one MMC cell on an laboratory setup and finally,
Section IX concludes the work done.
II. ST UNDER STUDY
The solid state transformer (SST) is an ac/ac power electron-
ics converter that features galvanic isolation. Motivated by the
advantage of reduced space requirement, the SST has been pro-
posed for traction applications [12], where it outperforms the
16.7 − Hz transformer [5]. However, with the advancement of
technology, more intelligence can be embedded into the con-
verter, as well as communication capability, which is not bene-
ficial in the traction application. Instead, it is potentially advan-
tageous for the connection of the medium voltage (MV) grid
with the low voltage (LV) grid [13]–[16]. The SST can provide
ancillary services for the grid and potentially controls loads and
generation. As an additional feature, it can provide direct dc-link
access for the connectivity of dc grids [17]. The embedded in-
telligence in the power converter leads to a more suitable name
of the SST, the ST.
A. Smart Transformer and Its Functionality
Independently from the various ST topologies proposed in
literature [18], [19], the functionality is similar. The ST needs to
supply the LV feeder while absorbing the necessary active power
from the MV grid. Simultaneously, the voltage and the frequency
are controlled with constant magnitude and frequency. A control
diagram for the ST is shown in Fig. 1.
Since the only constraint is on the active power, arbitrary
frequency and amplitude can be chosen for the LV grid. A
frequency control allows interacting with the distributed gener-
ation, whereas an amplitude variation can partially control the
power request.
For the voltage control in the grid, it is mandatory to identify
the behavior of the load in response to a voltage variation [20].
As an example, a grid with mainly constant impedance behav-
ior will reduce the power with a voltage reduction, whereas a
constant power load behavior will increase the current in that
case. Consequently, in order to apply the right control action,
the identification of the LV grid is needed.
Unidirectional power transfer from the MV to the LV grid
was a good assumption when the distribution grid was designed.
However, the reverse power flow can be a problem due to the
voltage increase in the MV grid caused by the voltage drop over
the transformer and MV lines. In order to avoid this situation,
the isolation stage of the ST enables to control the reverse power
flow from the LV grid. When the amount of renewable energy in
the MV grid is high (e.g., from wind farms or big PV plants), the
dc/dc stage of the ST can prevent the power reversal, allowing
the dc-link to increase [21]. The dc/ac stage then increases the
grid frequency, interacting with the droop controllers of the
distributed generation system, forcing them to reduce the output
power. The ST sets a new grid frequency (still within the grid
code limits), and the active power absorbed from the MV grid
is controlled to zero.
The presence of dc-links, both at MV and LV levels, is the
key to enable the dc grids: renewables, battery energy storage,
and dc loads can be connected to dc microgrids [22].
The reactive power represents a degree of freedom for con-
trol: The ST can operate with a unity power factor or can provide
ancillary services to the grid by means of reactive power injec-
tion. Current and voltage control by means of reactive power
injection and harmonic compensation of neighbor feeders [23]
are services offered by the ST in the MV grid. By providing the
reactive current locally and controlling the voltage amplitude,
the total transfer capability of the MV lines increases.
B. MV Converter Stage
The ST can be built with a different number of conversion
stages and by different topologies. The single stage ST may
be realized with a matrix converter, but the absence of the dc-
link would limit the available services. Since ancillary services
and dc-connectivity are expected to be the selling argument,
this architecture is not viable. A two-stages ST provides dc
connectivity either in the low-voltage or the medium-voltage
side. However, the highest capability for services is given in
the three-stage structure, namely a rectifier, an isolated dc/dc
converter, and an inverter as shown in Fig. 1. In this structure,
it is possible to interface two different ac power grids with
different voltage levels and frequencies. As a result, the three-
stage structure of the ST is considered and the medium voltage
converter is the object of this paper’s investigation.
The MMC topology is a promising solution because of its
modularity and industry proofed technology. In this study, an
MMC based on half-bridge cells is chosen. As design choices,
15 cells per arm and 1 MW of power are considered (see Fig. 2);
Table I lists the parameters of the system. The rated current am-
plitude is 74.2 A and a voltage stress of 1200 V is selected for
the devices. The half-bridge IGBT modules SKM100GB176D
(100A/1700V) are selected with a heatsink of P3/180 from
Semikron for each cell. It is worth to mention that the optimal
design is difficult to be defined because the number of compo-
nents has strong impact on the device loading and needs to be
designed carefully [24]. However, the methods for thermal stress
and reliability analysis for the chosen modular system can easily
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Fig. 1. ST basic control scheme.
Fig. 2. Modular multilevel converter (MMC) topology for the study case.
TABLE I
PARAMETERS OF THE STUDIED MMC CONVERTER USED IN THIS ST
Rated power 1 MVA
Power factor 1.0
Rated MVDC voltage 19 kV
Rated AC voltage 11 kV rms
Rated load current I load, HV 75 A
Cell number of each arm 15
Fundamental frequency 50 Hz
Switching frequency fs 2 kHz
Filter inductance Lf 57.8 mH (0.15 p.u.)
be transferred to other designs. It is worth mentioning that the
MVDC-link is accessible and there is the possibility to connect
to dc grids. The circuit seen in Fig. 2 is modeled based on the
Simulink in MATLAB, and a large signal modeling method
is applied to speed up the simulation, while preserving the
electrical and control behaviors, which are interesting for the
thermal analysis.
III. FAILURES IN STS
Based on the physics of failure, each failure of a component
needs to be traced until its root cause. Characteristic for the
operation of the ST in the distribution grid are the behaviors
of the connected MV grids and LV grids. For this reason, the
characteristic and the possible conditions, which are stressing
components of the ST need to be investigated.
A. Possible MV Events Causing Failures in STs
The stress for the MV grid has increased in the last years due
to the penetration of renewables (photovoltaic, wind, etc.,) lead-
ing to an increment of disturbances like overvoltages, voltage
variations due to faults or fast power variations (e.g., gener-
ator disconnection), harmonics, higher short-circuit currents,
and flickers.
The voltage response of the grid to a fault in MV grids is de-
pendent on several influencing factors, such as the nature of the
fault, the grid composition, and the location of the fault. Over-
voltage or undervoltage conditions can be caused by the fault
in each phase, depending on the grounding adopted in the grid
[25]. A well-earthed neutral system leads to high short-circuit
currents, which is limiting the overvoltages, but it requires the
installation of big short-circuit breakers. This is usually adopted
in high-voltage (HV) transmission grids. In ungrounded sys-
tems, a temporary overvoltage (till 2.5 − 3 pu) can occur during
a single-phase fault contingency [26]. If the system is grounded
by means of a Petersen coil or a suppression coil (e.g., in Ger-
many), the overvoltage can be reduced to 1.8 p.u. For the power
semiconductors, overvoltages need to be limited in magnitude,
because exceeding the rated collector emitter voltage causes im-
mediate destruction of the device. Undervoltages can also occur
during a fault. As observed in [27], the junction temperature of
power semiconductor components increases significantly with
the magnitude of the voltage dip. The temperature also depends
on the type of fault (single-, two- or three-phase fault). Provid-
ing services like the reactive power injection for voltage support
can affect the lifetime of the component. As shown in [28], the
injection of reactive power increases the thermal cycling of each
component, increasing the losses and impacting on the lifetime
of the devices.
B. ST Components and Their Failure Mechanisms
The power converter is built by several components, which
can possibly fail (see Table II). In order to identify the most
frequently failing components, a survey was made in [29]. This
survey identified the power semiconductors to be the compo-
nent with the highest probability for a failure. Among the three
most fragile components were listed capacitors and gate drivers.
Others are connectors, printed circuit board (PCBs), inductors,
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TABLE II
ST COMPONENTS AND MV OCCURRENCES, WHICH COULD AFFECT THEM
MV-side ST components MV occurrences
Power semiconductors Power variations
DC-link Capacitors Harmonics
Fuses Power variations
Inductors (Filter) Low failure probability
Driver circuits No interaction with the grid
resistors, and fuses. In order to apply the physics of failure ap-
proach, the real operating conditions are used to identify the
mission profile of the components. The most relevant failure
mechanisms of the power semiconductors are related to thermal
cycling [30].
C. Analysis of the Most Thermally Stressed Components
of the ST
As described in the last section, power semiconductors are the
most frequently failing components in power converters. For this
reason, the physics of failure approach requires to perform ther-
mal stress analysis based on the mission profile, which is trans-
lated into thermal cycles and the damage, which is translated
into the lifetime of the system. Due to the different coefficients
of thermal expansion within the commonly used direct bonded
copper structure of the power electronic modules, a variation of
the temperature causes mechanical stress. The common failures
in power electronic modules are found at the bond wires and
the interconnections within the modules, namely chip solder,
base plate solder, and bond wire liftoff. The mechanisms, which
cause the wear out are based on the temperature swing, which
needs to be separated from the temperature profile. A common
way to do is to apply thermal cycle counting, such as rainflow
counting. From the counted cycles, there are models to derive the
thermal stress and the accumulated damage. One of the models
taking into account this failure mechanism is the LESIT lifetime
model based on the accelerated tests of IGBT modules leading
to solder fatigue [31]. The data are only available for limited
thermal swings between ΔT = 30 K and ΔT = 80 K, but in
this work the range is linearly extrapolated in the logarithmic
scale to smaller magnitudes. Furthermore, the technology has
proceeded and there are new IGBT technologies, which are hav-
ing higher thermal cycling capability. Nevertheless, the failure
mechanisms and the dependence on the temperature swing re-
mains [30]. Based on the LESIT models, the accumulated dam-
age is derived from the rainflow counted cycles. In this work,
thermal swings with amplitude smaller than 1 K are neglected.
Capacitors, as the second most fragile components, undergo
thermal stress affected by harmonics [32]. Since this is not con-
nected to the failure mechanism of the power semiconductors
and requires another analysis, this work focuses on power semi-
conductors.
IV. MISSION PROFILES OF THE ST
The ST undergoes power flow variations, which are caused
by the variation of the load and the power generation in the
Fig. 3. Investigated MV grid with an ST feeding a LV grid and a feeder
connected by a traditional transformers.
connected grid feeders. These power variations are represent-
ing the normal operating conditions of the ST, which need to
be carefully considered. Another stressing conditions is caused
by variations in the grid voltage and can even lead to a dis-
connection of the ST to prevent its damage. These grid voltage
variations can occur in the medium voltage grid side or low
voltage grid side of the ST. In the following, the power grid con-
figuration under investigation is described first and afterward the
thermal impacts to the power semiconductors caused by normal
operation and the grid faults conditions are examined.
A. Description of the Investigated Grid
For simulating the thermal stress of the MMC in the distri-
bution grid, an ST is considered to be installed in the medium
voltage grid. It is interfacing a low-voltage ac grid feeder as
shown in Fig. 3. The power of the investigated feeder is 1 MVA,
whereas the ST is sized as described in Table I. The ST is lo-
cated in a distance of 2 km to the feeder of the MV grid and
another low-voltage grid is connected to the same MV feeder
by a conventional transformer in a distance of 1 km to the ST.
The low-voltage grid, which is fed by the ST is composed
of connected photovoltaic power generation (PV), wind power
generation, and loads. It is assumed that the medium-voltage
side converter does not generate reactive power for the medium-
voltage grid and operates with cos(ϕ) = 1, whereas the low-
voltage side converter of the ST is transferring reactive power
into the low-voltage grid. However, the reactive power in the
low-voltage grid is not affecting the MMC converter of the ST
at the medium voltage side.
B. Power Flow Variations
The ST has to operate in several different conditions, whereby
it is expected to operate in partial load operation for most of the
time and to be objected to daily periodic cycles as shown in
Fig. 4(a). Due to the power generation in the LV grid, the power
flow can be bidirectional, which is changing the stress distri-
bution between the power semiconductors. The first scenario
shown in Fig. 4(b) is characterized by high power consumption
of the loads in the LV grid and low power production by the re-
newable power plants, which will result in high power flow from
the medium-voltage grid into the low-voltage grid. The second
scenario in Fig. 4(c) shows the medium power consumption by
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Fig. 4. Load profile for the study with active power in a grid: (a) High load and low generation. (b) Medium load and medium generation. (c) Low load and high
generation.
the loads on LV side and medium power generation in the LV
grid. This is expected to be the most of the loading condition
of the ST and it results in a medium power transfer from MV
grid into the LV grid. The third scenario is characterized by
high power production of the renewable sources on the LV side
and low consumption by the connected loads of the LV grid. It
results in bidirectional power flow and higher fluctuations of the
power.
C. Grid Faults
Special attention is put on the loading of the power semi-
conductors in the MV stage of the ST during grid faults in
low-voltage feeders fed by the traditional transformer. A fault
in the low-voltage grid can cause voltage sags in the MV grid,
which influence all connected feeders. In particular, the ST is
reacting to voltage variations like a constant power load, which
increases the transferred current and thus increases the stress
for the power semiconductors. In case of a HV sag, the feeder
needs to be disconnected. Additionally, the reconnection of the
LV grid feeder after a tripped breaker causes inrush currents for
the transformers. These inrush currents will stress the MV grid
by injecting a zero sequence current with a magnitude, which
can be several times higher than the nominal current designed
for [33]. Due to the limited overloading capability of power
semiconductors, this case is studied for the three-phase short
circuit on the LV grid side grid fed by the traditional trans-
former. A three-phase short circuit in the low-voltage grid does
not have the highest probability, but the biggest impact on the
grid in terms of voltage sags. For this reason, it is taken as the
worst study case to demonstrate the influence of faults in feeders
of the ST connected to the same grid. The position of the fault
occurrence is shown in Fig. 3.
The disconnection and reconnection procedure of this trans-
former after a fault is described in Fig. 5. In this study, the fault
occurs after 1s of the simulation and 0.3s later the breaker is
activated. After additional 0.3 s, the breaker is closed to test if
the fault is cleared. This closing induces an inrush current in the
transformer of the reconnected grid, because it is not magne-
tized. However, due to the uncleared fault, the breaker reopens
after 0.3 s and reopens again after 3 s to test if the fault is cleared.
In the meantime the fault is cleared. Thus the breaker is closed,
causing another inrush current in the transformer and then the
grid is back to normal again.
The fault in the connected feeder influences the current and
voltage profiles of the ST. During faults, the impedance of the
transformer and the strength stiffness of the MV grid determine
the short-circuit current. This short-circuit current is causing
a voltage drop on the transformer and causes a voltage dip in
the medium voltage before the breaker opens. Since the ST is
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Fig. 5. Grid reconnection procedure after a fault using the breaker in Fig. 3.
Fig. 6. Current and voltage profile of the ST during a three-phase MV grid fault and reconnection procedure: (a) for normal ST operation, (b) for reactive current
injection.
behaving like a constant power load, which is different with
respect to the traditional transformer, the current on the MMC
is increasing. The characteristic behavior of the grid voltage
and current during the three-phase short circuit is presented in
Fig. 6. In Fig. 6(a), the medium-voltage-side ST voltage and
current during the investigated grid fault are shown. In this case,
the ST is behaving like a constant power load, but does not
actively react on the fault. Instead, it is still feeding the low-
voltage grid feeder and the current is increased because of the
drop in voltage. In Fig. 6(b), the ST is injecting reactive current
to support the grid voltage, which results in a significantly higher
output current of the ST. This higher output current is expected
to cause higher losses and thus higher thermal stress for the
power semiconductors.
V. THERMAL STRESS EVALUATION
A. Thermal Modeling
Based on the operating conditions, design and control meth-
ods for each stage of the ST, the loading conditions of the
devices can be estimated with proper loss and thermal models.
The loss model used has the same idea as in [34], which is a
commonly accepted method for the loss evaluation of power
semiconductor devices. Because the thermal behaviors are
Fig. 7. Applied thermal model for power device modeling.
modeled based on the relatively long-term mission profiles as
shown in Fig. 4, the accurate temperature estimation outside the
power device, which has much slower thermal dynamics than
the internal junction temperature, are important. Unfortunately,
as discussed in [35], both the widely used Cauer and Foster ther-
mal models for power semiconductor devices have their limits to
acquire the appropriate case and heat sink temperature outside
the power device. As a result, a new thermal model proposed
in [35] is applied. As shown in Fig. 7, the new thermal model
contains two paths: the first thermal path is used for the junction
temperature estimation. In this path, the datasheet-based
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multilayer Foster thermal network inside power devices are
used, and only a temperature, whose value is determined by the
case temperature Tc from the other thermal path, is connected to
the Foster network. As a result, the Foster network is correctly
used and an abrupt change of case/junction temperature can be
avoided. The second thermal path is used for the case and heat
sink temperature estimation. In this path, the thermal network
inside the IGBT module is just used for the loss filtering rather
than for the junction temperature estimation, and the complete
thermal network outside the IGBT module (i.e., thermal grease
and heat sink) is included. It is noted that the multilayer Foster
network inside the IGBT module is mathematically transformed
to a low-pass filter for the power loss. As a general case, it is
assumed that the ambient temperature of the converters for the
study Ta = 40 ◦C. In order to achieve a relatively conservative
design and to ensure certain reliability for each stage of the ST,
the heat sink is designed to maintain a temperature below 60 ◦C,
and the power semiconductors are selected to achieve a junction
temperature around 80 ◦C. Since the power profile exceeds the
rated power for short time periods, the maximum temperature
is also expected to exceed 80 ◦C.
B. Thermal Stress for the Converter During Normal Operation
For the thermal stress analysis during normal operation, the
three mission profiles shown in Fig. 4 are simulated. In Fig. 8,
the junction temperature of all power semiconductors in one
half-bridge are shown. These temperature profiles are also valid
for the power semiconductors in the other half-bridge cells in
the MMC converter. The first profile leads to junction temper-
atures between 60 and 85 ◦C. The IGBT T1 and the diode D1
in the half-bridge cell are the most stressed devices in this con-
dition and the maximum junction temperature is in accordance
with the design. T1 shows a thermal swing of ΔT ≈ 4 K in the
fundamental period, while T2 is stressed less with ΔT ≈ 3 K.
The diodes obtain approximately the same temperature swing
of ΔT < 1 K. In the second profile [see Fig. 4(c)], the average
temperature is remarkably reduced for all power semiconduc-
tors and the temperature swing is much lower than in the first
profile. Especially the stress for the diodes D1, D2, and transis-
tor T1 are significantly reduced. The third profile [see Fig. 4(d)]
with reduced load and bidirectional power flow shows further
reduction of the mean temperatures of T1, D1, and D2. The
IGBT T2 is now more loaded than T1 and the diodes undergo
higher thermal cycles than in the previous case. This is mainly
caused by the high power generation of the renewable sources,
which causes high-power fluctuations.
C. Effect of the Fault on the Lifetime of the Power Modules
The voltage and current profiles shown in Fig. 6 are now
being simulated to evaluate the thermal stress for the power
semiconductors. This results in the junction temperature profiles
shown in Fig. 9 for the case without reactive power injection
and for the case with reactive power injection. In both cases, the
fault causes increased thermal cycles. These increased thermal
cycles occur during the fault and during the first closing of
the breaker when the fault is not cleared. The thermal swing
is relatively low, because the time until the breaker opens is
short, even in comparison to the time constants of the thermal
impedance of power device and heat sink. Of course, there are
situations in which the voltage in the grid is even lower than
in the simulated case, but this is very rare in grids with high
standards. Remarkably, the effect of the inrush currents on the
ST is not even visible in the junction temperature profile of the
ST. As a result, the inrush currents in parallel feeders do not
affect the stress for the ST.
VI. THERMAL STRESS EVALUATION OF THE ST
The thermal profiles from Section IV are used to compute the
consumed lifetime of the power semiconductors, which is also
defining the lifetime of the power converter. The most stressed
power semiconductor, which was identified in Section V, is
now considered and rainflow counting is applied for its junction
temperature profile.
A. Thermal Stress Evaluation During Normal Operation of
the ST
In Fig. 10, rainflow counting is applied for the IGBT T1 in
the MMC half-bridge cell, which is the most stressed power
semiconductor in this topology. Most thermal cycles in all load
conditions are generated by the fundamental frequency, which
can be identified by the density of cycles with similar ampli-
tudes. The other thermal cycles are generated by the load profile
and some are visible as steps in the accumulated damage [see
Fig. 10(b), (c)]. The accumulated damage is added, when the
thermal cycle is completed. The total consumed lifetime is high-
est for the high-load profile, whereas the others obtain almost
similar consumed lifetime. Nevertheless, their consumed life-
time is much lower than the consumed lifetime of the high-load
profile.
B. Thermal Stress Evaluation of the Fault
To identify the magnitude of the thermal cycles during the
fault, rainflow counting is applied to the temperature profile
of Fig. 9. The magnitude of the largest thermal cycles without
reactive current injection is approximately 6.5 K, whereby in
the case with reactive current injection, the thermal swing is
increased to 8 K. This has limited influence on the lifetime of
the ST, as can be seen in the damage for both cases. Even if
the damage for the injection of reactive current is two times
higher than in the first case, the overall damage is still low.
Remarkably, the inrush currents of the reconnection procedure
can neither be identified in the thermal profile of the power
semiconductors nor in the rainflow counted cycles. This leads to
the conclusion the inrush current do not influence the lifetime of
the ST.
In the case of a blackout of the medium voltage grid, the
reconnection of the low voltage feeder is usually coordinated in
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Fig. 8. Thermal stress for the MMC during the different loading conditions: (a) High load and low generation. (b) Medium load and medium generation.
(c) Low load and high generation.
Fig. 9. Junction temperatures of one cell during fault and reconnection procedure: (a) for normal ST operation, (b) for reactive current injection.
Fig. 10. Rainflow cycle counting and accumulated damage of the bond wire for the junction temperature of T1 in the MMC during the different loading
conditions: (a) High load and low generation. (b) Medium load and medium generation. (c) Low load and high generation.
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TABLE III
PARAMETERS FOR THE TRANSLATION FROM THERMAL STRESS TO LIFETIME
Occurrence Assumed occurrence Effect on lifetime %
Short term power variations: minutes
under high load [as in Fig 4(b)] 10% of time per day 89.8
under medium load [as in Fig 4(c)] 65% of time per day 0.6
with reverse power flow [as in Fig 4(d)] 25% of time per day 0.2
Working day consumer behavior as shown in Fig. 4(a) 5 cycles per week (ΔT = 45 K) 0.9
Weekend consumer behavior 2 cycles per week (ΔT = 30 K) 0.1
Weather and wind variations affecting the generation 12 cycles per week (ΔT = 55 K) 5.8
Weather and wind variations affecting the generation 2 cycles per week (ΔT = 65 K) 2.2
Ambient temperature variations 2 cycles per month (ΔT = 70 K) 0.8
2 cycles per year (ΔT = 90 K) 0.2
Grid faults
without disconnection [as in Fig. 6(b)] 1 per week with damage from Fig. 11(b) 0.1
with disconnection of the grid 1 per month with ΔT = 50 K 0.4
Fig. 11. Rainflow cycle counted for junction temperature and accumulated damage of the bondwire for one IGBT in the MMC during the grid fault: (a) without
reactive current injection, (b) with reactive current injection.
Fig. 12. H-bridge converter for the emulation of the power semiconductor
stress in one MMC cell.
time. Thus it is prevented, that the effects of the reconnection,
such as inrush currents, are accumulating and result in high
damage.
VII. LIFETIME EVALUATION OF THE ST
Based on the thermal simulations, the thermal stress needs to
be translated into the lifetime of the MMC in the distribution
grid. It needs to be pointed out that this is highly dependent on
the load profile and thus on the connected loads and genera-
tors. In this study, the profile of Section IV-B with high power,
medium power, and reverse power flow is assumed to repeat
daily. Since the thermal simulations are made for short time
periods of 3 min, it needs to be extrapolated to cover the whole
time in operation. Furthermore, periodic or statistic occurrences
needs to be estimated to identify factors affecting the lifetime
of the system. Examples for stressing factors are thermal cy-
cles caused by daily power variations (e.g., caused by consumer
behavior, factories, or generation), sun/-wind variation affect-
ing the renewables, ambient temperature variations affected by
weather variations and faults. In Table III, the assumed param-
eters are shown. For only 10% of the time full load operation
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Fig. 13. Comparison of electrical characteristics between: (a) MMC cell voltage and current and (b) H-bridge voltage and current for reduced dc-link voltage
and modified modulation.
TABLE IV
PARAMETERS OF THE EXPERIMENTAL SETUP FOR THE MMC CELL EMULATION
Cell voltage 300 V
Switching frequency 20 kHz
Rated rms cell current 25 A
load inductance 2 mH
load resistance 7 Ω
load resistance during voltage sag 4 Ω
is assumed, while medium power is assumed for 65% of the
time and reverse power flow for 25% of the time. For every
working day per year, a thermal cycle of 45 K is assumed and
for the weekend a thermal cycle with the magnitude of 30 K.
Additional cycles are assumed to be affected by variation of
the renewable generations, ambient temperature variations, and
grid faults. In case of grid faults, it is distinguished between the
simulated case with reactive current injection and the case of
feeder disconnection, which results in a total cooling down of
the power semiconductors.
It is shown that the highest influence on the lifetime is caused
by the high loading profile with almost 90% of the lifetime
consumption. The second highest influencing factor with 8%
is caused by the fluctuation of the generated power of the re-
newable generation. All other effects have low influence on the
lifetime of the ST. The considered operation conditions lead to
a high lifetime expectation and no particular limiting factor is
found.
Fig. 14. Laboratory setup with IR camera and open IGBT module.
VIII. EXPERIMENTAL VALIDATION OF THE THERMAL STRESS
To validate the thermal stress of an MMC cell, one MMC
half-bridge cell (as shown in Fig. 12) is used in an H-bridge
setup for emulating the current profile of power semiconduc-
tor in an MMC cell. For the evaluation, an open IGBT power
module (Danfoss DP25H1200T101667-101667) is used in the
setup, which requires to operate the cells with reduced dc-link
voltage due to the absence of the gel in the module. The junction
temperature is measured with a high-speed infrared camera and
the grid voltage drop is emulated with an electronic load by re-
ducing its resistance. The half-bridge, which emulates the MMC
cell is driven with the same modulation signal as the MMC cell,
while the second half-bridge in the H-bridge is operating with
a constant duty cycle of 0.75. This results in the same turn on
times and the conduction times as for the power semiconductors
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Fig. 15. Laboratory measurement: Junction temperature measurement of one IGBT during the emulation of the investigated grid fault.
in the MMC cell. The parameters of the H-bridge are shown in
Table IV.
To demonstrate that the electrical characteristics of one MMC
cell and the H-bridge are similar, Fig. 13(a) shows the electri-
cal characteristics of the MMC cell, while the corresponding
measures of the H-bridge cell are presented in Fig. 13(b). The
dc-link of the MMC cell shows an oscillation, which is not re-
constructed in the full-bridge, but this oscillation is relatively
lower, which makes it negligible for the loading of the device.
With the same modulation signal, the voltage and current of
both cells show approximately similar ac and dc components.
The H-bridge setup shown in Fig. 14 is used to emulate the
behavior of one MMC cell during operation and the described
voltage sag. The converter is driven in steady state to obtain a
stationary temperature distribution on the surface of the power
electronic module. To emulate the voltage sag, the resistance
is changed stepwise from R = 7 Ω to R = 4 Ω for 0.5 s. The
results of the recorded thermal profile are shown in Fig. 15.
The thermal cycles in the fundamental period have a magnitude
of ΔT = 0.5 K and during the voltage sag the temperature
is cycling with ΔT = 6.5 K. It can clearly be seen that the
power semiconductor is heated up during the power cycle. Both
thermal swings are lower than in the simulations, but show the
same characteristic behavior. A possible explanation is the use
of passive heatsinks without fans in the setup, which results in
a higher thermal resistance compared to actively cooled devices
in the simulation.
IX. CONCLUSION
The thermal stress for an MMC converter connected to the
medium voltage distribution grid as the first stage of an ST has
been investigated. Three different loading conditions have been
simulated and a grid fault causing inrush currents and a drop in
the medium voltage grid are analyzed in combination with the
constant power behavior of the ST. The thermal profiles of the
different conditions have been presented and the accumulated
damage has been derived and translated into the lifetime of the
system. Even if the thermal stress caused by grid faults is higher
than in normal operation, no significant decrease of lifetime has
been found. Neither the inrush currents nor the normal operation
causes severe thermal stress. In the considered grid conditions,
the high load operation was causing approximately 90% of the
lifetime consumption. The thermal stress in one MMC cell was
reproduced for the investigated grid fault on a laboratory setup
in an H-bridge converter with the resultant thermal cycles of the
power semiconductors.
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